



## VARIABLE DATA RATE TIMING



## A.C. TESTING INPUT, OUTPUT WAVEFORM



**TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDX}$	Timeslot Delay from $DCLK_X$	-80		80	ns	
$t_{FSD}$	Frame Sync Delay	0		100	ns	
$t_{DDX}$	Data Delay from $DCLK_X$	0		100	ns	$0 < C_{LOAD} < 100$ pf
$t_{DON}$	Timeslot to $D_X$ Active	0		50	ns	$0 < C_{LOAD} < 100$ pf
$t_{DOFF}$	Timeslot to $D_X$ Inactive	0		80	ns	$0 < C_{LOAD} < 100$ pf
$f_{DX}$	Data Clock Frequency	64		2048 <sup>2</sup>	kHz	
$t_{DFSX}$	Data Delay from $FS_X$	0		65	ns	$t_{TSDX} = 80$ ns

**RECEIVE SECTION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDR}$	Timeslot Delay from $DCLK_R$	-80		80	ns	
$t_{FSD}$	Frame Sync Delay	0		100	ns	
$t_{DSR}$	Data Setup Time	10			ns	
$t_{DHR}$	Data Hold Time	60			ns	
$f_{DR}$	Data Clock Frequency	64		2048 <sup>2</sup>	kHz	
$t_{SER}$	Timeslot End Receive Time	0			ns	

**64 KB OPERATION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{FSLX}$	Transmit Frame Sync Minimum Downtime	488			ns	$FS_X$ is TTL high for remainder of frame
$t_{FSLR}$	Receive Frame Sync Minimum Downtime	1952			ns	$FS_R$ is TTL high for remainder of frame
$t_{DCLK}$	Data Clock Pulse Width			10	$\mu$ s	


**NOTES:**

1. Timing parameters  $t_{DON}$  and  $t_{DOFF}$  are referenced to a high impedance state.
2. Devices are available which operate at data rates up to 4.096 MHz.


## WAVEFORMS

## Fixed Data Rate Timing

## TRANSMIT TIMING



## RECEIVE TIMING



## A.C. CHARACTERISTICS — TIMING PARAMETERS

## CLOCK SECTION

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{CY}$	Clock Period, $CLK_X$ , $CLK_R$	488			ns	$f_{CLKX} = f_{CLKR} = 2.048 \text{ MHz}$
$t_{CLK}$	Clock Pulse Width	195			ns	$CLK_X$ , $CLK_R$
$t_{DCLK}$	Data Clock Pulse Width <sup>1</sup>	195			ns	$64 \text{ kHz} \leq f_{DCLK} \leq 2.048 \text{ MHz}$
$t_{CDC}$	Clock Duty Cycle	40	50	60	%	$CLK_X$ , $CLK_R$
$t_r$ , $t_f$	Clock Rise and Fall Time	5		30	ns	

TRANSMIT SECTION, FIXED DATA RATE MODE<sup>2</sup>

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DZX}$	Data Enabled on TS Entry	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{DDX}$	Data Delay from $CLK_X$	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{HZX}$	Data Float on TS Exit	60		190	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{SOFF}$	Timeslot X to Disable	50		190	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	0		100	ns	
$t_{SS}$	Signal Setup Time	0			ns	
$t_{SH}$	Signal Hold Time	0			ns	

## RECEIVE SECTION, FIXED DATA RATE MODE

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DSR}$	Receive Data Setup	10			ns	
$t_{DHR}$	Receive Data Hold	60			ns	
$t_{FSD}$	Frame Sync Delay	0		100	ns	
$t_{SIGR}$	$SIG_R$ Update	0		2	$\mu\text{s}$	

## NOTES:

1. Devices are available which operate at data rates up to 4.096 MHz; the minimum data clock pulse width for these devices is 110 ns.
2. Timing parameters  $t_{DZX}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.

## RECEIVE FILTER TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RR}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $D_R$
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	





Figure 9. Receive Filter

**TRANSMIT FILTER TRANSFER CHARACTERISTICS**

Input amplifier is set for unity gain, noninverting; maximum gain output.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RX}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $V_{F_X}I+$
	16.67 Hz			-30	dB	
	50 Hz			-25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-32	dB	

**Figure 8. Transmit Filter**

## DISTORTION

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36 30 25			dB dB dB	$0 \leq VF_X + \leq -30$ dBm0 -40 dBm0 -45 dBm0
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36 30 25			dB dB dB	$0 \leq VF_X + \leq -30$ dBm0 -40 dBm0 -45 dBm0
SD3 <sub>X</sub>	Transmit Signal to Distortion, A-Law White Noise Input; CCITT G.712-Method 1	TBD				
SD1 <sub>R</sub>	Receive Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36 30 25			dB dB dB	$0 \leq VF_X + \leq -30$ dBm0 -40 dBm0 -45 dBm0
SD2 <sub>R</sub>	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36 30 25			dB dB dB	$0 \leq VF_X + \leq -30$ dBm0 -40 dBm0 -45 dBm0
SD3 <sub>R</sub>	Receive Signal To Distortion, A-Law White Noise Input; CCITT G.712-Method 1	TBD				
DP <sub>X1</sub>	Transmit Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP <sub>R1</sub>	Receive Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-35	dBm0	CCITT G.712 (7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G. 712 (9)
D <sub>AX</sub>	Transmit Absolute Delay		245		$\mu$ s	Fixed Data Rate. CLK <sub>X</sub> = 2.048 MHz; 0 dBm0, 1.02 kHz signal at VF <sub>X</sub>  +. Measure at D <sub>X</sub> .
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>		170 95 45 105		$\mu$ s $\mu$ s $\mu$ s $\mu$ s	f = 500 – 600 Hz f = 600 – 1000 Hz f = 1000 – 2600 Hz f = 2600 – 2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		190		$\mu$ s	Fixed Data Rate, CLK <sub>R</sub> = 2.048 MHz; Digital input is DMW codes. Measure at PWRO +.
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>		45 35 85 110		$\mu$ s $\mu$ s $\mu$ s $\mu$ s	f = 500 – 600 Hz f = 600 – 1000 Hz f = 1000 – 2600 Hz f = 2600 – 2800 Hz

**GAIN TRACKING**

Reference Level = -10dBm0

Symbol	Parameter	2913-1, 2914-1		2913, 2914		Unit	Test Conditions
		Min	Max	Min	Max		
GT1 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT2 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT3 <sub>x</sub>	Transmit Gain Tracking Error White Noise Input; A-law		TBD		TBD	dB	CCITT G.712 Method 1
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT3 <sub>R</sub>	Receive Gain Tracking Error White Noise Input; A-law		TBD		TBD	dB	CCITT G. 712 Method 1

**NOISE**

Symbol	Parameter	2913-1, 2914-1			2913, 2914			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted			10			15	dBrnC0	VF <sub>x</sub> l+ = GRDA, VF <sub>x</sub> l- = GS <sub>x</sub>
N <sub>XC2</sub>	Transmit Noise, C-Message Weighted with Eighth Bit Signaling			18			18	dBrnC0	VF <sub>x</sub> l+ = GRDA, VF <sub>x</sub> l- = GS <sub>x</sub> ; 6th frame signaling
N <sub>xP</sub>	Transmit Noise, Psophometrically Weighted			-80			-75	dBm0p	VF <sub>x</sub> l+ = GRDA, VF <sub>x</sub> l- = GS <sub>x</sub>
N <sub>RC1</sub>	Receive Noise, C-Message Weighted: Quiet Code			8			11	dBrnC0	D <sub>R</sub> = 11111111 Measure at PWRO +
N <sub>RC2</sub>	Receive Noise, C-Message Weighted: Sign bit toggle			9			12	dBrnC0	Input to D <sub>R</sub> is zero code with sign bit toggle at 1 kHz rate
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted			-82			-79	dBm0p	D <sub>R</sub> = lowest positive decode level
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-40			-30		dB	Idle channel; 200mV P-P signal on supply; 0 to 50kHz, measure at D <sub>x</sub>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel		-40			-30		dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>x</sub>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-40			-30		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO + single ended, 0 to 50 kHz
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection, Receive Channel		-40			-30		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO + single ended, 0 to 50 kHz
CT <sub>TR</sub>	Crosstalk, Transmit to Receive, Single Ended Outputs			-80			-71	dB	VF <sub>x</sub> l+ = 0dBm0, 1.02 kHz. D <sub>R</sub> = lowest positive decode level, measure at PWRO +
CT <sub>RT</sub>	Crosstalk, Receive to Transmit, Single Ended Outputs			-80			-71	dB	D <sub>R</sub> = 0dBm0, 1.02 kHz, VF <sub>x</sub> l+ = GRDA, measure at D <sub>x</sub>



**ANALOG INTERFACE, TRANSMIT FILTER INPUT STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{BX1}$	Input Leakage Current, $V_{FX1+}$ , $V_{FX1-}$			100	nA	$-2.17V \leq V_{IN} \leq 2.17V$
$R_{IX1}$	Input Resistance, $V_{FX1+}$ , $V_{FX1-}$	10			M $\Omega$	
$V_{OSX1}$	Input Offset Voltage, $V_{FX1+}$ , $V_{FX1-}$			25	mV	
CMRR	Common Mode Rejection, $V_{FX1+}$ , $V_{FX1-}$	55			dB	$-2.17 \leq V_{IN} \leq 2.17V$
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_X$	5000				
$f_c$	Open Loop Unity Gain Bandwidth, $GS_X$		1		MHz	
$V_{OX1}$	Output Voltage Swing $GS_X$	-2.17		2.17	V	$R_L \geq 10k\Omega$
$C_{LX1}$	Load Capacitance, $GS_X$			50	pF	
$R_{LX1}$	Minimum Load Resistance, $GS_X$	10			k $\Omega$	

**ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{ORA}$	Output Resistance, $PWRO+$ , $PWRO-$		1		$\Omega$	
$V_{OSRA}$	Single-Ended Output DC Offset, $PWRO+$ , $PWRO-$		75		mV	Relative to GRDA
$C_{LRA}$	Load Capacitance, $PWRO+$ , $PWRO-$			100	pF	
$V_{ORA1}$	Output Voltage Swing Across $R_L$ , $PWRO+$ , $PWRO-$ , Single-Ended Connection	-3.06		3.06	V	$R_L \geq 300\Omega$
$V_{ORA2}$	Differential Output Voltage Swing, $PWRO+$ , $PWRO-$ , Balanced Output Connection	-6.12		6.12	V	$R_L \geq 600\Omega$

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.<sup>1</sup> Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.<sup>2</sup> All output levels are (sin x)/x corrected.

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response <sup>3</sup> (Transmit gain tolerance)	-0.15	$\pm 0.04$	+0.15	dBm0	Signal input of 1.064 Vrms. $T_A = 25^\circ C$ ; $V_{BB} = -5V$ , $V_{CC} = +5V$
EmW <sub>TS</sub>	EmW variation with Temperature and supplies	-0.12		+0.12	dB	$\pm 5\%$ supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Response <sup>3</sup> (Receive gain tolerance)	-0.15	$\pm 0.04$	+0.15	dBm0	Measure relative to 0 TLP. Signal input per CCITT Recommendation G.711. Output signal of 1000 Hz. $T_A = 25^\circ C$ ; $V_{BB} = -5V$ , $V_{CC} = 5V$ .
DmW <sub>TS</sub>	DmW variation with temperature and supplies	-0.08		+0.08	dB	$\pm 5\%$ supplies, 0 to 70°C
0TLP <sub>X</sub>	Zero Transmission Level Point, Transmit Channel (0dBm0)		+2.76 +1.00		dBm dBm	600 $\Omega$ load 900 $\Omega$ load
0TLP <sub>R</sub>	Zero Transmission Level Point, Receive Channel (0dBm0)		+5.76 +4.00		dBm dBm	600 $\Omega$ load 900 $\Omega$ load

**NOTES:**

- 0dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms.
- Unity gain input amplifier:  $GS_X$  is connected to  $V_{FX1-}$ . Signal input  $V_{FX1+}$ ; Maximum gain output amplifier:  $GS_R$  is connected to  $PWRO-$ , output to  $PWRO+$ .
- Devices specified to a gain tolerance of  $\pm 0.04$  dB will be available early 1983.

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias.....-10°C to +80°C  
 Storage Temperature.....-65°C to +150°C  
 $V_{CC}$  and GRDD with Respect to  $V_{BB}$ .....-0.3V to 15V  
 All Input and Output Voltages  
     with Respect to  $V_{BB}$ .....-0.3V to 15V  
 Power Dissipation.....1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5 \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ , GRDA = 0V, GRDD = 0V, unless otherwise specified)

Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{IL}$	Low Level Input Current			10	$\mu\text{A}$	$\text{GRDD} \leq V_{IN} \leq V_{IL}$ (Note 1)
$I_{IH}$	High Level Input Current			10	$\mu\text{A}$	$V_{IH} \leq V_{IN} \leq V_{CC}$
$V_{IL}$	Input Low Voltage, except CLKSEL			0.8	V	
$V_{IH}$	Input High Voltage, except CLKSEL	2.0			V	
$V_{OL}$	Output Low Voltage			0.4	V	$I_{OL} = 3.2 \text{ mA}$ at $D_x$ , $\overline{TS}_x$ and $\text{SIG}_R$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = 9.6 \text{ mA}$ at $D_x$ $I_{OH} = 1.2 \text{ mA}$ at $\text{SIG}_R$
$V_{ILO}$	Input Low Voltage, CLKSEL <sup>2</sup>	$V_{BB}$		$V_{BB} + 0.5$	V	
$V_{IO}$	Input Intermediate Voltage, CLKSEL	GRDD -0.5		0.5	V	
$V_{IHO}$	Input High Voltage, CLKSEL	$V_{CC} - 0.5$		$V_{CC}$	V	
$C_{OX}$	Digital Output Capacitance <sup>3</sup>		5		pF	

**POWER DISSIPATION**

All measurements made at  $f_{DCLK} = 2.048 \text{ MHz}$ , outputs unloaded.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{CC1}$	$V_{CC}$ Operating Current		13	17	mA	
$I_{BB1}$	$V_{BB}$ Operating Current		-17	-22	mA	
$I_{CC0}$	$V_{CC}$ Power Down Current		0.5	1.0	mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 $\mu\text{s}$
$I_{BB0}$	$V_{BB}$ Power Down Current		-0.5	-1.0	mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 $\mu\text{s}$
$I_{CCS}$	$V_{CC}$ Standby Current		1.2	2.4	mA	$\text{FS}_x$ , $\text{FS}_R \leq V_{IL}$ ; after 300 ms
$I_{BBS}$	$V_{BB}$ Standby Current		-1.2	-2.4	mA	$\text{FS}_x$ , $\text{FS}_R \leq V_{IL}$ ; after 300 ms
$P_{D1}$	Operating Power Dissipation		140	200	mW	
$P_{D0}$	Power Down Dissipation		5	10	mW	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 $\mu\text{s}$
$P_{ST}$	Standby Power Dissipation		12	25	mW	$\text{FS}_x$ , $\text{FS}_R \leq V_{IL}$ ; after 300 ms

**NOTES:**

- $V_{IN}$  is the voltage on any digital pin.
- $\text{SIG}_x$  AND  $\text{DCLK}_R$  are TTL level inputs between GRDD and  $V_{CC}$ ; they are also pinstraps for mode selection when tied to  $V_{BB}$ . Under these conditions  $V_{ILO}$  is the input low voltage requirement.
- Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.

GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended to a level of 12 dBm or 600 ohms differentially to a level of 15 dBm.

The receive channel transmission level may be adjusted between specified limits by manipulation of the  $GS_R$  input.  $GS_R$  is internally connected to an analog gain setting network. When  $GS_R$  is strapped to PWRO-, the receive level is maximized; when it is tied to PWRO+, the level is minimized. The output transmission level interpolates between 0 and -12 dB as  $GS_R$  is interpolated (with a potentiometer) between PWRO+ and PWRO-. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at  $D_R$  is the eight-code sequence specified in CCITT recommendation G.711.

## OUTPUT GAIN SET: DESIGN CONSIDERATIONS

(Refer to Figure 7.)

PWRO+ and PWRO- are low impedance complementary outputs. The voltages at the nodes are:

$V_{o+}$  at PWRO+

$V_{o-}$  at PWRO-

$V_o = V_{o+} - V_{o-}$  (total differential response)

$R_1$  and  $R_2$  are a gain setting resistor network with the

center tap connected to the  $GS_R$  input.

A value greater than 10K ohms and less than 100K for  $R_1 + R_2$  is recommended because:

- The parallel combination of  $R_1 + R_2$  and  $R_L$  sets the total loading.
- The total capacitance at the  $GS_R$  input and the parallel combination of  $R_1$  and  $R_2$  define a time constant which has to be minimized to avoid inaccuracies.

$V_A$  represents the maximum available digital milliwatt output response ( $V_A = 1.503 V_{rms}$ ).

$$V_o = -AV_A$$

$$\text{where } A = \frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is  $R_1/R_2$  as a function of  $A$ .

$$R_1/R_2 = \frac{4A - 1}{1 - A}$$

(Allowable values for  $A$  are those which make  $R_1/R_2$  positive.)

Examples are:

If  $A = 1$  (maximum output), then

$R_1/R_2 = \infty$  or  $V(GS_R) = V_{o-}$ ; i.e.,  $GS_R$  is tied to PWRO-

If  $A = 1/2$ , then

$R_1/R_2 = 2$

If  $A = 1/4$ , (minimum output) then

$R_1/R_2 = 0$  or  $V(GS_R) = V_{o+}$ ; i.e.,  $GS_R$  is tied to PWRO+




Figure 7. Gain Setting Configuration

A-law operation is desired,  $SIG_X$  should be tied to  $V_{BB}$ . Thus, signaling is not allowed during A-law operation. If  $\mu = 255$ -law operation is selected, then  $SIG_X$  is a TTL level input which modifies the LSB of the PCM output in signaling frames.

## TRANSMIT OPERATION

### Transmit Filter

The input section provides gain adjustment in the pass-band by means of an on-chip uncommitted operational amplifier. This operational amplifier has a common mode range of 2.17 volts, a maximum DC offset of 25 mV, a minimum voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output ( $GS_X$ ) must be greater than 10 kilohms in parallel with less than 50 pF. The input signal on lead  $VF_XI+$  can be either AC or DC coupled. The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The 2913 and 2914 specifications meet or




Figure 6. Transmit Filter Gain Adjustment

exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown on pages 14 and 15.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### Encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

## RECEIVE OPERATION

### Decoding

The PCM word at the  $D_R$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

### Receive Filter

The receive section of the filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders. The receive filter characteristics and specifications are shown on pages 14 and 15.

### Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to

rupt circuitry, the design of the Intel 2913/2914 combo-chip includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow completely independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame. Specifically, in variable data rate mode the rising edge of  $CLK_X$  must occur within  $t_{FSD}$  nanoseconds before the rise of  $FS_X$ , while the leading edge of  $DCLK_X$  must occur within  $t_{TSDX}$  nanoseconds of the rise of  $FS_X$ . Thus,  $CLK_X$  and  $DCLK_X$  are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams, page 18). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

### Analog Loopback

A distinctive feature of the 2914 is its analog loopback capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the receive output ( $PWRO+$ ) is internally connected to  $VF_XI+$ ,  $GS_R$  is internally connected to  $PWRO-$ , and  $VF_XI-$  is internally connected to  $GS_X$ .

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel ( $D_R$ ) with those generated on the transmit channel ( $D_X$ ). Due to the difference in trans-

mission levels between the transmit and receive sides, a 0 dBm0 code sent into  $D_R$  will emerge from  $D_X$  as a +3dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

### Precision Voltage References

No external components are required with the combo-chip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. The technique uses a difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature and bias stable reference voltage. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve manufacturing tolerances of typically  $\pm 0.04$  dB in absolute gain for each half channel, providing the user a significant margin for error in other board components.

### Conversion Laws

The 2913 and 2914 are designed to operate in both  $\mu$ -law and A-law systems. The user can select either conversion law according to the voltage present on the  $SIG_X/ASEL$  pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for  $\mu$ -law and A-law conversion. If




Figure 5. Simplified Block Diagram of 2914 Combochip in the Analog Loopback Configuration

enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at  $D_X$  on the first eight positive transitions of  $CLK_X$  following the rising edge of  $FS_X$ . Similarly, on the receive side, data is received on the first eight falling edges of  $CLK_R$ . The frequency of  $CLK_X$  and  $CLK_R$  is selected by the  $CLKSEL$  pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

### Variable Data Rate Mode

Variable data rate timing is selected by connecting  $DCLK_R$  to the bit clock for the receive PCM highway rather than to  $V_{BB}$ . It employs master clocks  $CLK_X$  and  $CLK_R$ , bit clocks  $DCLK_R$  and  $DCLK_X$ , and frame synchronization clocks  $FS_R$  and  $FS_X$ .

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 2914 or synchronous in the case of the 2913, from 64 kHz to 4.096 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode,  $DCLK_R$  and  $DCLK_X$  become the data clocks for the receive and transmit PCM highways. While  $FS_X$  is high, PCM data from  $D_X$  is transmitted onto the highway on the next eight consecutive positive transitions of  $DCLK_X$ . Similarly, while  $FS_R$  is high, each PCM bit from the highway is received by  $D_R$  on the next eight

consecutive negative transitions of  $DCLK_R$ .

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 $\mu$ s frame as long as  $DCLK_X$  is pulsed and  $FS_X$  is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

### Signaling

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode ( $DCLK_R = V_{BB}$ ). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on  $SIG_X$  for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the  $SIG_R$  lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.

### Asynchronous Operation

The 2914 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special inter-




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)

## GENERAL OPERATION

### System Reliability Features

The combochip can be powered up by pulsing  $FS_X$  and/or  $FS_R$  while a TTL high voltage is applied to  $\overline{PDN}$ , provided that all clocks and supplies are connected. The 2913 and 2914 have internal resets on power up (or when  $V_{BB}$  or  $V_{CC}$  are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs  $D_X$  and  $\overline{TS}_X$  are held in a high impedance state for approximately four frames (500 $\mu$ s) after power up or application of  $V_{BB}$  or  $V_{CC}$ . After this delay,  $D_X$ ,  $\overline{TS}_X$ , and signaling will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output  $SIG_R$  is also held low for a maximum of four frames after power up or application of  $V_{BB}$  or  $V_{CC}$ .  $SIG_R$  will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability,  $\overline{TS}_X$  and  $D_X$  will be placed in a high impedance state approximately 20 $\mu$ s after an interruption of  $CLK_X$ . Similarly,  $SIG_R$  will be held low approximately 20 $\mu$ s after an interruption of  $CLK_R$ . These interruptions could possibly occur with some kind of fault condition.

### Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 2913/2914 functions

are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the  $\overline{PDN}$  pin. In this mode, power consumption is reduced to an average of 5 milliwatts. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the  $\overline{PDN}$  pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing  $FS_X$  and/or  $FS_R$ . With both channels in the standby state, power consumption is reduced to an average of 12 milliwatts. If transmit only operation is desired,  $FS_X$  should be applied to the device while  $FS_R$  is held low. Similarly, if receive only operation is desired,  $FS_R$  should be applied while  $FS_X$  is held low.

### Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting  $DCLK_R$  to  $V_{BB}$ . It employs master clocks  $CLK_X$  and  $CLK_R$ , frame synchronization clocks  $FS_X$  and  $FS_R$ , and output  $\overline{TS}_X$ .

$CLK_X$  and  $CLK_R$  serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway.  $FS_X$  and  $FS_R$  are 8 kHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function.  $\overline{TS}_X$  is a timeslot strobe/buffer

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	$\overline{PDN}$ = TTL low	5 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state within 10 $\mu$ s.
Standby Mode	$FS_X$ and $FS_R$ are TTL low	12 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state 300 milliseconds after $FS_X$ and $FS_R$ are removed.
Only transmit is on standby	$FS_X$ is TTL low	70 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 300 milliseconds.
Only receive is on standby	$FS_R$ is TTL low	110 mW	$SIG_R$ is placed in a TTL low state within 300 milliseconds.

## FUNCTIONAL DESCRIPTION

The 2913 and 2914 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information






Table 2. Pin Description

Symbol	Function
V <sub>BB</sub>	Most negative supply; input voltage is -5 volts $\pm 5\%$ .
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.
GS <sub>R</sub>	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12dB range depending on the voltage at GS <sub>R</sub> .
PDN	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLK <sub>X</sub> , CLK <sub>R</sub> . CLKSEL = V <sub>BB</sub> ..... 2.048 MHz CLKSEL = GRDD ..... 1.544 MHz CLKSEL = V <sub>CC</sub> ..... 1.536 MHz
LOOP	Analog loopback. When this pin is TTL high, the receive output (PWRO+) is internally connected to VF <sub>XI</sub> +, GS <sub>R</sub> is internally connected to PWRO-, and VF <sub>XI</sub> - is internally connected to GS <sub>X</sub> . A 0dBm0 digital signal input at D <sub>R</sub> is returned as a +3dBm0 digital signal output at D <sub>X</sub> .
SIG <sub>R</sub>	Signaling bit output, receive channel. In fixed data rate mode, SIG <sub>R</sub> outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to V <sub>BB</sub> , the fixed data rate mode is selected. In this mode, the device is fully compatible with Intel 2910A and 2911A direct mode timing. When DCLK <sub>R</sub> is not connected to V <sub>BB</sub> , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64kB to 4.096 MB data rates.
D <sub>R</sub>	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK <sub>R</sub> in the fixed data rate mode and DCLK <sub>R</sub> in variable data rate mode.
FS <sub>R</sub>	8KHz frame synchronization clock input/ timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS <sub>R</sub> is TTL low for 300 milliseconds.

Symbol	Function
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
CLK <sub>R</sub>	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.
CLK <sub>X</sub>	Transmit master and data clock for the fixed data rate mode; transmit master clock only in variable data rate mode.
FS <sub>X</sub>	8 KHz frame synchronization clock input/ timeslot enable, transmit channel. Operates independently but in an analogous manner to FS <sub>R</sub> . The transmit channel enters the standby state whenever FS <sub>X</sub> is TTL low for 300 milliseconds.
D <sub>X</sub>	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK <sub>X</sub> in fixed data rate mode and DCLK <sub>X</sub> in variable data rate mode.
TS <sub>X</sub> /DCLK <sub>X</sub>	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer as in 2910A and 2911A direct mode timing. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64kB to 4.096 MB data rates.
SIG <sub>X</sub> /ASEL	A dual purpose pin. When connected to V <sub>BB</sub> , A-law operation is selected. When it is not connected to V <sub>BB</sub> this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D <sub>X</sub> lead.
NC	No connect
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
VF <sub>XI</sub> +	Non-inverting analog input to uncommitted transmit operational amplifier.
VF <sub>XI</sub> -	Inverting analog input to uncommitted transmit operational amplifier.
GS <sub>X</sub>	Output terminal of on-chip uncommitted op amp. Internally, this is the voice signal input to the transmit filter.
V <sub>CC</sub>	Most positive supply; input voltage is +5 volts $\pm 5\%$ .




Figure 2. Block Diagram

Table 1. Pin Names

$V_{BB}$	Power (-5V)	$GS_x$	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	$VF_{xI-}, VF_{xI+}$	Analog Inputs
$GS_R$	Receive Gain Control	GRDA	Analog Ground
$\overline{PDN}$	Power Down Select	NC	No Connect
CLKSEL	Master Clock Frequency Select	$SIG_x$	Transmit Signaling Input
LOOP	Analog Loop Back	ASEL	$\mu$ - or A-law Select
$SIG_R$	Receive Signaling Bit Output	$\overline{TS}_x$	Timeslot Strobe/Buffer Enable
DCLK <sub>R</sub>	Receive Variable Data Clock	DCLK <sub>x</sub>	Transmit Variable Data Clock
$D_R$	Receive PCM Input	$D_x$	Transmit PCM Output
$FS_R$	Receive Frame Synchronization Clock	$FS_x$	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLK <sub>x</sub>	Transmit Master Clock
$V_{CC}$	Power (+5V)	CLK <sub>R</sub>	Receive Master Clock

## 2913 AND 2914 COMBINED SINGLE-CHIP PCM CODEC AND FILTER

- 2914 Asynchronous clocks, 8th bit signaling, loop back test capability
- 2913 Synchronous clocks only, 300 mil package
- AT&T D3/D4 and CCITT Compatible
- Pin Selectable  $\mu$ -law or A-law Operation
- Two Timing Modes:
  - Fixed Data Rate Mode  
1.536, 1.544, or 2.048 MHz
  - Variable Data Rate Mode  
64 kHz–4.096 MHz
- Compatible with Intel Direct Mode  
2910A, 2911A and 2912A
- Low Power HMOS-E Technology:
  - 5mW Typical Power Down
  - 140mW Typical Operating
- No External Components Required
- On-Chip Auto Zero, Sample and Hold, and Precision Voltage References
- Excellent Power Supply Rejection—  
Eliminates On-Board Regulator

The Intel 2913 and 2914 are fully integrated PCM codecs with transmit/receive filters fabricated in a highly reliable and proven N-channel HMOS silicon gate technology. These devices provide the functions that were formerly provided by two complex chips (2910A or 2911A and 2912A). Besides the higher level of integration, the performance of the 2913 and 2914 is superior to that of the separate devices.

The primary applications for the 2913 and 2914 are in telephone systems:

- Switching—Digital PBX's and Central Office Switching Systems
- Transmission—D3/D4 Type Channel Banks and Subscriber Carrier Systems
- Subscriber Instruments—Digital Handsets and Office Workstations

The wide dynamic range of the 2913 and 2914 (78 dB) and the minimal conversion time make them ideal products for other applications such as:

- Voice Store and Forward
- Secure Communications Systems
- Digital Echo Cancellers
- Satellite Earth Stations




Figure 1. Pin Configurations